Allegro DVT’s Webinar on “Video Decoder IP for AI Applications”

September 28, 2020


$67 Billion! That’s the predicted size of the AI chipset market by 2025. On Tuesday 20th October 2020, Allegro DVT will host a webinar that looks at dynamic video decoder IP implemented with hardware-based AI engines in markets that include autonomous vehicles, video surveillance and broadcast.

Allegro DVT will be delivering a webinar on Tuesday 20th October 2020 that looks at the implementation of video decoders with hardware-based AI engines. This includes a study of video application areas in which AI hardware plays a significant role and how dynamic video decoder IP can be utilised to extend the versatility of a single SoC solution.

Morning Session (from 9:00 AM to 10:00 AM TSB): Register!

Afternoon Session (from 5:00 PM to 6:00 PM BST): Register!

The webinar will be broadcast live at 9am GMT (4pm China Standard Time (CST)) and 5pm GMT (9am PDT).


Doug Ridge
Doug PhD thesis, entitled “Imaging for small object detection”, focused on hardware implementations of artificial intelligence (AI) and their application to imaging. His career in the semiconductor industry has focused on semiconductor IP and reconfigurable hardware.


Related News

Realtek Semiconductor Selects Allegro DVT’s H.266/VVC Compliance Streams

Allegro DVT, the leading provider of video codec compliance test suites and semiconductor video IPs, today announced that Realtek Semiconductor, one of the world's largest and most successful fabless semiconductor companies, has selected Allegro DVT’s V [...]

Read more

ALLEGRO WEBINAR Compliance Streams Series #1 – November, 5th

This webinar will provide an overview of the fundamentals and trends of video coding, including the motivation for using video compression, the basic principles and ideas from acquisition of the video footage through coding and transmission to the display [...]

Read more